(11) EP 1 193 863 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 03.04.2002 Bulletin 2002/14

(51) Int Cl.7: H03F 1/32

(21) Application number: 01307805.0

(22) Date of filing: 13.09.2001

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE TR

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 29.09.2000 JP 2000298278


(71) Applicant: Kabushiki Kaisha Toshiba Tokyo 105-8001 (JP) (72) Inventors:

- Toshiyuki, Umeda, c/o Intellectual Property Div. Minato-ku, Tokyo 105-8001 (JP)
- Otaka, Shoji, c/o Intellectual Property Div. Minato-ku, Tokyo 105-8001 (JP)
- (74) Representative: Granleese, Rhian Jane Marks & Clerk, 57-60 Lincoln's Inn Fields London WC2A 3LS (GB)

(54) Amplifier circuit

(57) An amplifier circuit comprises a differential amplifier (102) configured by a differential pair of transistors, a common emitter amplifier (101) connected in parallel to the differential amplifier and configured by a pair of common-emitter configuration transistors, input and

output terminals (Vin, Vout) which are common to the differential amplifier and the common emitter amplifier, and a bias controller (201) connected to the differential amplifier and the common emitter amplifier and configured to control a bias of at least one of the differential amplifier and the common emitter amplifier.



BEST AVAILABLE COPY

Description

10

15

20

25

55

٠.,

[0001] The present invention relates to an amplifier circuit, particularly to an amplifier circuit including a problem such that a distortion occurs in spread spectrum communication.

[0002] There will now be described a linear amplifier as one example of a conventional amplifier circuit. The linear amplifier inputs a low level signal, linearly amplifies the signal, and subsequently outputs a desired signal. In general, the linear amplifier comprises a differential amplifier. When the differential amplifier is supplied with a voltage signal and outputs a current signal, a load resistor converts the current signal to a voltage. A current gain Δl_1 of the differential amplifier in voltage-to-current conversion is represented by the following equation using V_{in} as an input signal amplitude.

$$\Delta I_1 = A \cdot \tanh \left(\frac{V_{in}}{2V_T} \right) \tag{1}$$

Here A denotes a current value of a constant current source of a differential pair of transistors, and VT denotes a thermal voltage. When tanhox is approximated, $tanhox = x-x^3/3$ can be represented. Therefore, the equation (1) can be represented as follows.

$$\Delta I_1 = A \left(\frac{V_{in}}{2V_T} - \frac{1}{3} \left(\frac{V_{in}}{2V_T} \right)^3 \right)$$
 (2)

Here a second term indicates a distortion component. Particularly a third-order intermodulation distortion (IM3) poses a largest problem as an adjacent channel leakage power of the signal in a spread spectrum radio system. The distortion is generated by presence of the term. Since VT is 26 mV at room temperature, and when IM3 is lowered to -60 dBc or less as a condition for distortion reduction, V_{in} needs to be 2.8 mV or less. Therefore, the aforementioned linear amplifier has a reduced distortion only when the input signal amplitude is very small. The linear amplifier cannot be utilized in an amplifier in which a signal to be handled is large in a range of 10 mVpp to 1 Vpp. particularly in a power amplifier.

[0003] The third-order intermodulation distortion as a main factor of distortion of the amplifier increases when an output power is increased. Therefore, in order to amplify the signal at the reduced distortion, a method of reducing the output power per one stage of the amplifier and obtaining a gain by a multi-stage structure of an amplifier is used. However, this poses problems such as an increase of power consumption, increase of a mounting area by an increase of the number of chips, and cost increase.

[0004] It is an object of the present invention to provide an amplifier circuit in which the third-order intermodulation distortion is inhibited without suppressing the output power.

[0005] According to a first aspect of the invention, there is provided an amplifier circuit comprising: a differential amplifier configured by a differential pair of transistors; a common emitter amplifier connected in parallel to the differential amplifier and configured by a pair of common-emitter configuration transistors; input and output terminals of a common to the differential amplifier and the common emitter amplifier, an imput signal being input to the input terminals and an output signal output from the output terminal; and a bias controller configured to control a bias of at least one of the differential amplifier and the common emitter amplifier.

[0006] According to a second aspect of the invention, there is provided an amplifier circuit comprising: a first amplifier whose input-to-output characteristic indicates a hyperbolic tangent function characteristic; a second amplifier whose input-to-output characteristic indicates an exponential characteristic, the second amplifier being connected in parallel to the first amplifier; input and output terminals which are common to the differential amplifier and the common emitter amplifier; and a bias controller configured to control a bias of at least one of the first and second amplifiers.

[0007] This summary of the invention does not necessarily describe all necessary features so that the invention may also be a sub-combination of these described features.

[0008] The invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which:

FIG. 1 is a block diagram showing a basic configuration of an amplifier circuit according to a first embodiment.

FIG. 2 is a circuit diagram showing a configuration of the amplifier circuit according to the first embodiment.

FIG. 3 is a block diagram showing the basic configuration of the amplifier circuit according to a second embodiment.

FIG. 4 is a circuit diagram showing the configuration of the amplifier circuit according to the second embodiment.

FIG. 5 is a circuit diagram showing a configuration of a bias level control circuit 201 of FIG. 4.

5

10

15

35

40

50

55

٠*ċ*٠.

FIG. 6 is a circuit diagram showing another configuration of the amplifier circuit according to the second embodi-

FIG. 7 is an output signal spectrum diagram when a two-tone signal is inputted to the circuit of FIG. 4.

FIG. 8 is a signal spectrum diagram of respective collector currents of transistors Q_{T1} , Q_{E1} , Q_{C1} when the two-tone signal is inputted to the circuit of FIG. 4.

FIG. 9 is a diagram of power signal input/output characteristics (desired wave and IM3) of the circuit of FIG. 4 and a conventional circuit.

FIG. 10 is a circuit diagram showing a circuit configuration in which the second embodiment is applied to a mixer circuit

FIG. 11 is a circuit diagram of another example including the circuit configuration of FIG. 2.

FIG. 12 is a circuit diagram of another embodiment comprising the circuit configuration of FIG. 4.

FIG. 13 is a circuit diagram of another embodiment in which the circuit configuration of FIG. 4 is applied to a single-phase signal input circuit.

FIG. 14 is a circuit diagram of another embodiment showing a concrete circuit configuration of FIG. 3.

FIG. 15 is a block diagram showing the basic configuration of the amplifier circuit according to a third embodiment.

FIG. 16 is a block diagram showing the basic configuration of the amplifier circuit according to a fourth embodiment.

[0009] According to an amplifier circuit of the present invention, the voltage signal input-to-current signal output characteristic of one of two signal amplifiers connected in parallel with each other indicates the exponential characteristic. The voltage signal input-to-current signal output characteristic of the other of the signal amplifiers indicates a hyperbolic tangent function characteristic. The amplifier of the hyperbolic tangent function characteristic can be realized by a differential amplifier as represented by the equation (1).

[0010] On the other hand, the amplifier of the exponential characteristic can be realized by common-emitter transistors. In this case, when a current gain during a certain biasing in the common-emitter amplifier is Δl_2 , the following equation results.

$$\Delta I_2 = B \cdot \exp\left(\frac{V_{in}}{2V_T}\right) \tag{3}$$

Here. B denotes a constant. When the common-emitter amplifier is used for a differential signal, and the exponential function is developed, the current gain is represented by the following equation.

$$\Delta I_2 = 2B \left(\frac{\mathbf{v_{in}}}{2\mathbf{v_T}} + \frac{1}{6} \left(\frac{\mathbf{v_{in}}}{2\mathbf{v_T}} \right)^3 \right)$$
 (4)

A second term of the equation (4) denotes IM3, but a coefficient is positive, while the coefficient is negative in the equation (2).

[0011] Since the signal amplifier circuit having the exponential characteristic and the signal amplifier circuit having the hyperbolic tangent function characteristic are connected in parallel with each other, a combined output current ΔI is represented as follows from the equations (2) and (4).

$$\Delta I = \Delta I_1 + \Delta I_2 = (A + 2B) \left(\frac{v_{in}}{2v_T}\right) + \left(\frac{B - A}{3}\right) \left(\frac{v_{in}}{2v_T}\right)$$
 (5)

On a condition of B = A, the following equation results.

$$\Delta I = 3A \left(\frac{\mathbf{v_{in}}}{2\mathbf{v_{m}}} \right) \tag{6}$$

An ideal power amplifier is obtained in which a distortion term is completely cancelled and a desired signal is amplified.

[0012] Embodiments of the present invention will be described hereinafter with reference to the drawings.

[0013] FIG. 1 is a block diagram showing a basic configuration of an amplifier circuit according to a first embodiment. In FIG. 1 a signal is inputted via an input signal terminal V_{in}, and outputted via an output signal terminal V_{out}. The amplifier circuit of the first embodiment comprises two signal amplifier circuits connected in parallel with each other, and a signal input terminal and signal output terminal are common with the circuits. One of the two signal amplifiers is an amplifier (hereinafter referred to as "exponential circuit") 101 whose signal input/output characteristic (voltage signal input current signal output characteristic) is substantially an exponential characteristic, and the other is an amplifier (hereinafter referred to as "tanh circuit") 102 which substantially has a hyperbolic tangent function characteristic.

[0014] FIG. 2 is a circuit diagram showing a concrete configuration of the amplifier circuit of FIG. 1. A differential amplifier of bipolar transistors Q_{T1} and Q_{T2} corresponds to the tanh circuit, and a variable current source I₁ comprises a common current source of the differential pair of transistors. Common-emitter bipolar transistors Q_{E1} and Q_{E2} correspond to the exponential circuit, and respective emitters thereof are grounded via a variable voltage source V₁₁. Base terminals of the transistors Q_{T1} and Q_{E1} are connected to a signal input terminal D₁, and the bases of the transistors Q_{T2} and Q_{E2} are connected to a signal input terminal D₂. A differential signal is inputted via the terminals D₁ and D₂. Collector terminals of the transistors Q_{T1} and Q_{E1} are connected as a common terminal to a signal output terminal I_{out1}, and the collectors of the transistors Q_{T2} and Q_{E2} are connected as the common terminal to a signal output terminal I_{out1}.

[0015] It is assumed that a current value of the variable current source I_1 of the differential pair of transistors Q_{T1} and Q_{T2} is I_{E1} . In this case, a coefficient A of equation (1) substantially indicates a value of I_{E1} . On the other hand, it is assumed that a voltage value of the variable voltage source V_{11} for determining emitter potentials of the common-emitter transistors Q_{E1} and Q_{E2} is V_{E1} . Moreover, the signal input terminals D_1 and D_2 are fixed at a predetermined bias potential V_{B1} , and a coefficient B of equation (3) indicates a value determined by V_{B1} and V_{E1} . The potential V_{E1} is adjusted so as to be P_1 and P_2 and a current characteristic having an inhibited third-order intermodulation distortion is obtained.

[0016] As described above, the voltage value V_{E1} of the variable voltage source V_{11} is changed, and the value is adjusted to be optimum so that the equation (6) is obtained. In an alternate method, an optimum value of an emitter size or an optimum value of the number of transistors is estimated with respect to the transistors Q_{T1} , Q_{T2} , Q_{E1} and Q_{E2} in a design stage, and I_1 , V_{11} may be designed as fixed sources.

[0017] Additionally, the first embodiment has been described using the bipolar transistors Q_{T1} and Q_{T2} as the transistors comprising the differential amplifier corresponding to the tanh circuit, but the transistors comprising the differential amplifier are not limited to the bipolar transistors, and MOS type field effect transistors or Schottky junction type field effect transistors may be used. Moreover, the current source I₁ and voltage source V₁₁ correspond to bias controllers configured to control bias levels of the tanh circuit and exponential circuit, respectively.

[0018] FIG. 3 is a block diagram showing the basic configuration of the amplifier circuit according to a second embodiment. The same structure elements as those of FIG. 1 are denoted with the same reference numerals as those of FIG. 1. The second embodiment is different from the embodiment of FIG. 1 in that a bias level control circuit (bias controller) 201 is connected to the exponential circuit 101 and tanh circuit 102.

[0019] FIG. 4 shows another embodiment for realizing the concrete circuit configuration of FIG. 3. The transistors Q_{T1} and Q_{T2} comprise a differential transistor circuit, and the constant current source I_1 comprises a common current source of the differential pair of transistors. The transistors Q_{E1} and Q_{E2} are common-emitter transistors whose emitters are grounded. The bases of the transistors C_{T1} and Q_{E1} are connected to the signal input terminal D_1 via capacite is C_1 and C_2 , respectively, and the bases of the transistors Q_{T2} and Q_{E2} are connected to the signal input terminal Q_2 via capacitors Q_2 and Q_3 , respectively. The differential signal is inputted via the terminals Q_2 and Q_3 are connected as the common terminal to a signal output terminal Q_2 via a cascode connection transistor Q_{C1} , and the collectors of the transistors Q_{T2} and Q_{E2} are connected as the common terminal to a signal output terminal Q_1 via a cascode connection transistor Q_{C2} .

[0020] Respective bias potentials of the transistors Q_{T1} , Q_{T2} , Q_{E1} and Q_{E2} are supplied from the bias level control circuit 201. It is assumed that the bias potential supplied to the transistors Q_{T1} and Q_{T2} is V_{B2} , and the bias potential supplied to the transistors Q_{E1} and Q_{E2} is V_{B3} . The coefficient A of the equation (1) is determined by the value of the constant current source I_1 regardless of the value of V_{B2} . On the other hand, the coefficient B of the equation (3) depends on the value of V_{B3} . Therefore, the value of V_{B3} is adjusted so as to be P_{B3} . As a result, the current characteristic causing no third-order intermodulation distortion is obtained from the equation (6). Additionally, the current source I_1 may be a variable current source. In this case, the current value of the current source I_1 may be adjusted so as to be P_{B3} .

[0021] As described above the voltage value V_B or the current value of the current source I_1 is changed by the bias level control circuit. The value is adjusted to be optimum so that the equation (6) is obtained. However, in the alternative method, the optimum value of the emitter size or the optimum value of the number of transistors is estimated with

4.6.

respect to the transistors Q_{T1} , Q_{T2} , Q_{E1} and Q_{E2} in the design stage, and the bias level or I_1 is designed as the fixed source.

[0022] FIG. 5 is a circuit diagram showing a concrete configuration of the bias level control circuit 201 of FIG. 4. The bias level control circuit 201 comprises a voltage source V_2 , variable current source I_2 , resistors R_3 , R_4 , R_5 , R_6 and R_7 , and transistor Q_{B1} . The transistors Q_{T1} and Q_{T2} are biased at fixed voltages of V_2 , R_6 and R_7 . The bias levels of the transistors Q_{E1} and Q_{E2} are generated by a mirror circuit comprising the variable current source I_2 , and resistors R_3 , R_4 and R_5 , and transistor Q_{B1} . The collector bias currents of the transistors Q_{E1} and Q_{E2} are a current proportional to the current value I_{C1} of the variable current source I_2 . The coefficient A of the equation (1) is determined by the current value of the constant current source I_1 .

[0023] On the other hand, the coefficient B of the equation (3) depends on the current value I_{C1} . Therefore, the current value I_{C1} is adjusted so as to be B = A, whereby the current characteristic causing no third-order intermodulation distortion is obtained from the equation (6). Additionally, the current source I_1 may be a variable current source. In this case, the current value of the current source I_1 may be adjusted so as to be B = A, or both V_{B3} and I_1 may be adjusted so as to be B = A.

[0024] As described above the current value I_{C1} or the value of the current source I_{C1} is changed by the bias level control circuit, and the value is adjusted to be optimum so that the equation (6) is obtained. However, in the alternative method, the optimum value of the emitter size or the optimum value of the number of transistors is estimated with respect to the transistors Q_{T1} , Q_{T2} , Q_{E1} and Q_{E2} in the design stage, and the bias level or I_1 is designed as the fixed source.

20

25

30

٠ċ٠.

[0025] FIG. 6 is a circuit diagram showing another example of the amplifier circuit according to the second embodiment. Here, an inductor L_1 is used as a common load of the transistors Q_{T1} and Q_{E1} , and connected to the output terminal O_1 via a capacitor C_{22} . A capacitor C_{21} is used as the common load of the transistors Q_{T2} and Q_{E2} , and connected to the output terminal O_1 via an inductor L_2 . That is, O_1 is a common output terminal with respect to a differential signal, and a differential to single-phase conversion is achieved.

[0026] Assuming that a signal frequency is f, values of the inductance L_1 and L_2 and capacitance C_{21} and C_{22} satisfying the following equation are selected.

$$f = \frac{1}{2\pi \sqrt{L_1 \cdot C_{22}}} = \frac{1}{2\pi \sqrt{L_2 \cdot C_{21}}}$$
 (7)

Then, a phase shifts by \pm -90 degrees at the frequency f. As a result, an amplified signal with the same phase is outputted via the output terminal O₁.

[0027] FIG. 7 shows an output signal spectrum by a solid line when a two-tone high-frequency signal is inputted to the circuit of the present invention described with reference to FIG. 4. Moreover, a major signal spectrum of a general differential circuit as a conventional circuit is shown by a broken line. Here, it is assumed that the circuit (FIG. 4) of the present invention and the conventional circuit have the same power consumption. The input signal includes two tones of 2.05 GHz and 2.055 GHz, and an input signal power is -10 dBm. In the circuit (FIG. 4) of the present invention, the output signal indicates 350 mV. This is an output power of 0 dBm or more. The third-order intermodulation distortion is generated in frequencies of 2.045 GHz and 2.06 GHz. However, the third-order intermodulation distortion is of the order of 40 uV in the circuit (FIG. 4) of the present invention. Therefore, the distortion indicates -78 dBc, and is very small for a large signal output.

[0028] On the other hand, in the conventional circuit, the output is of the order of 155 mV and the cutput power is 0 the order of -6 dBm.

[0029] In this case, the third-order intermodulation distortion of -23 dBc is generated at 10 mV, and this is a level which causes a practical trouble. These results reveal that the circuit (FIG. 4) of the present invention increases the output power with respect to the desired signal, and provides an effect of remarkably reducing the distortion as compared with the conventional circuit.

[0030] FIG. 8 shows signal currents passed through the differential amplifier and common-emitter amplifier of the amplifier circuit when an output signal spectrum during input of two tones of high-frequency signal into the circuit of FIG. 4 is measured, and a signal spectrum of a current obtained by combining the signal currents by a common collector. Similarly as FIG. 7, assuming that the frequencies of the input signal are 2.05 GHz and 2.055 GHz, the third-order intermodulation distortion is measured at 2.045 GHz.

[0031] When the third-order intermodulation distortion is noted, large values of both an output current (1) of the common-emitter amplifier and an output current (2) of the differential amplifier are generated, but these values are substantially equal to each other. On the other hand, the value of the combined current of these currents is a value extremely lower than the value of each of the output currents. This result is similar to a principle in which the distortion is offset by parallel connection of the amplifier having the exponential characteristic and the amplifier having the hy-

perbolic tangent function characteristic in equation (5). The measurement result shows that the amplifier circuit can be realized in a practically useful state. Furthermore, for the spectrum of 2.05 GHz of the desired signal, the combined current indicates an added value of the respective signal currents of the common-emitter amplifier and differential amplifier, and both amplifiers effectively strengthen each other with respect to the desired signal.

[0032] FIG. 9 shows signal input/output characteristics of the circuit (FIG. 4) of the present invention and the conventional general differential circuit with the same power consumption. A solid line shows the desired signal and third-order intermodulation distortion characteristic in the circuit (FIG. 4) of the present invention, and a broken line shows the desired signal and third-order intermodulation distortion characteristic in the conventional circuit. The circuit (FIG. 4) of the present invention shows a result of adjustment of a bias in order to obtain an optimum third-order intermodulation distortion characteristic for each signal input power. According to the result, in the circuit of the present invention, a gain of 10 dB is obtained, and an output power of 10 dBm or more is obtained. Even in this case, the third-order intermodulation distortion is -70 dBc or less and a very satisfactory characteristic is obtained.

[0033] On the other hand, in the conventional circuit, the gain is as low as about 4 dB, the distortion is -10 dBc during output of 0 dBm, and the result is very bad as compared with the present invention.

[0034] FIG. 10 is a circuit diagram showing a circuit configuration in which the second embodiment is applied to a mixer circuit. The transistors Q_{T1} and Q_{T2} comprises the differential transistor circuit, and the constant current source I_1 comprises the common current source of the differential pair of transistors. The transistors Q_{E1} and Q_{E2} are common-emitter transistors and respective emitters thereof are grounded. The bases of the transistors Q_{T1} and Q_{E1} are connected to the signal input terminal D_1 via the capacitors C_1 and C_4 , respectively, and the bases of the transistors Q_{T2} and Q_{E2} are connected to the signal input terminal D_2 via the capacitors C_2 and C_3 , respectively. The differential signal is inputted via the terminals D_1 and D_2 .

[0035] Transistors Q_1 , Q_2 and Q_3 , Q_4 comprise respective differential pair of transistors, the bases of the transistors Q_1 and Q_4 are connected to a local oscillation signal input terminal LO₁, and the bases of the transistors Q_2 and Q_3 are connected to a local oscillation signal input terminal LO₂. The differential signal is inputted via LO₁ and LO₂. The collectors of the transistors Q_{T1} and Q_{E1} are connected as the common terminal to the signal output terminals O₁ and O₂ via common emitter of the transistors Q_1 and Q_2 , and the collectors of the transistors Q_{T2} and Q_{E2} are connected as the common terminal to the signal output terminals O₁ and O₂ via the common emitter of the transistors Q₃ and Q₄. [0036] The respective bias potentials of the transistors Q_{T1} , Q_{T2} , Q_{E1} and Q_{E2} are supplied from the bias level control circuit 201. It is assumed that the bias potential supplied to the transistors Q_{T1} and Q_{T2} is V_{B2} , and the bias potential supplied to the transistors Q_{E1} and Q_{E2} is V_{B3} . The coefficient A of the equation (1) is determined by the value of the constant current source I_1 regardless of the value of V_{B3} . On the other hand, the coefficient B of the equation (3) depends on the value of V_{B3} . Therefore, the value of V_{B3} is adjusted so as to be B = A, and the current characteristic causing no third-order intermodulation distortion is therefore obtained from the equation (6). Additionally, the current source I_1 may be a variable current source. In this case, the value of I_1 may be adjusted so as to be B = A, or both V_{B3} and I_1 may be adjusted so as to be B = A.

[0037] As described above, the voltage value V_{B3} or the value of the current source I_1 is changed by the bias level control circuit, and the value is adjusted to be optimum so that the equation (6) is obtained. However, in the alternative method, the optimum value of the emitter size or the optimum value of the number of transistors is estimated with respect to the transistors Q_{T1} , Q_{T2} , Q_{E1} and Q_{E2} in the design stage, and the bias level or I_1 is designed as the fixed source.

[0038] FIG. 11 shows a circuit diagram of another embodiment comprising the circuit configuration of FIG. 2. The transistors Q_{T1} and Q_{T2} comprise the complementary transistor circuit, the emitters of the transistors Q_{T1} and Q_{T2} are connected to impedance elements Zd_1 and Zd_2 , respectively, and the other ends of the impedance elements Zd_1 and Zd_2 are connected to the variable current source I_1 . The variable current source I_1 comprises the common current source of the differential pair of transistors. The transistors Q_{E1} and Q_{E2} are common-emitter transistors, the respective emitters thereof are connected to impedance elements Zd_3 and Zd_4 , respectively, and the other ends of the impedance elements Zd_3 and Zd_4 are grounded via the variable voltage source V_{11} . The bases of the transistors Q_{T1} and Q_{E1} are connected to the signal input terminal D_1 , and the bases of the transistors Q_{T2} and Q_{E2} are connected to the signal is inputted via the terminals D_1 and D_2 . The collectors of the transistors Q_{T1} and Q_{E1} are connected as the common terminal to the signal output terminal I_{out1} , and the collectors of the transistors Q_{T2} and Q_{E2} are connected as the common terminal to the signal output terminal I_{out2} .

[0039] The current value of the variable current source I_1 of the differential pair of transistors Q_{T1} and Q_{T2} is set to I_{E1} . In this case, the coefficient A of the equation (1) substantially indicates a value of I_{E1} . On the other hand, the voltage value of the variable voltage source V_{11} for determining the emitter potentials of the common-emitter transistors Q_{E1} and Q_{E2} is set to V_{E1} . Moreover, the signal input terminals Q_{E1} and Q_{E2} are fixed at the predetermined bias potential VB1, and the coefficient B of the equation (3) indicates a value determined by Q_{E1} and Q_{E2} . The value of Q_{E1} is adjusted so as to be Q_{E1} and the current characteristic causing no third-order intermodulation distortion is obtained in the equation (6).

[0040] The impedance elements Zd_1 , Zd_2 , Zd_3 and Zd_4 function as degeneration elements in a used frequency band, VT in denominators of the equations (1) and (3) increases by a voltage generated at the degeneration elements, and therefore a fluctuation of ΔI to V_{in} can be reduced. As a result, even when V_{in} is used together with the system of the present invention and further increases, the distortion can be inhibited. Additionally, only the impedance elements Zd_1 and Zd_2 or Zd_3 and Zd_4 may be disposed.

[0041] As described above, the voltage value V_{E1} of the variable current source V_{11} is changed, and the value is adjusted to be optimum so that the equation (6) is obtained. However, in the alternative method, the optimum value of the emitter size or the optimum value of the number of transistors is estimated with respect to the transistors Q_{T1} , Q_{T2} , Q_{E1} and Q_{E2} in the design stage, and Q_{E1} are designed as the fixed sources.

[0042] FIG. 12 is a circuit diagram of another embodiment comprising the circuit configuration of FIG. 4. The transistors Q_{T1} , Q_{T2} comprise the complementary transistor circuit, the emitters of the transistors Q_{T1} , Q_{T2} are connected to the impedance elements Zd_1 and Zd_2 , respectively, and the other ends of the impedance elements Zd_1 and Zd_2 are connected to the constant current source I_1 . The constant current source I_1 comprises the common current source of the differential pair of transistors. The transistors Q_{E1} and Q_{E2} are common-emitter transistors, and the respective emitters thereof are grounded via the impedance elements Zd_3 and Zd_4 . The bases of the transistors Q_{T1} and Q_{E1} are connected to the signal input terminal D_1 via the capacitors C_1 and C_4 , and the bases of the transistors Q_{T2} and Q_{E2} are connected to the signal input terminal D_2 via the capacitors C_2 and C_3 . The differential signal is inputted via the terminals D_1 and D_2 . The collectors of the transistors Q_{T1} and Q_{E1} are connected as the common terminal to the signal output terminal O_1 via the cascode connection transistor Q_{C1} , and the collectors of the transistors Q_{T2} and Q_{E2} are connected as the common terminal to the signal output terminal O_2 via the cascode connection transistor Q_{C2} .

[0043] The respective bias potentials of the transistors Q_{T1} , Q_{T2} , Q_{E1} and Q_{E2} are supplied from the bias level control circuit 201. The bias potential supplied to the transistors Q_{T1} and Q_{T2} is V_{B2} , and the bias potential supplied to the transistors Q_{E1} and Q_{E2} is V_{B3} . The coefficient A of the equation (1) is determined by the value of the constant current source I_1 regardless of the value of V_{B2} . On the other hand, the coefficient B of the equation (3) depends on the value of V_{B3} . Therefore, the value of V_{B3} is adjusted so as to be P_{B3} and the current characteristic causing no third-order intermodulation distortion is therefore obtained from the equation (6). Additionally, the current source I_1 may be the variable current source. In this case, the value of I_1 may be adjusted so as to be I_2 and I_3 may be adjusted so as to be I_3 and I_4 may be adjusted so as to be I_4 and I_5 may be adjusted so as to be I_5 and I_5 may be adjusted so as to be I_5 and I_5 may be adjusted so as to be I_7 and I_8 and I_8 may be adjusted so as to be I_8 and I

[0044] As described above the voltage value V_{B3} or the value of the current source I_1 is changed by the bias level control circuit, and the value is adjusted to be optimum so that the equation (6) is obtained. However, in the alternative method, the optimum value of the emitter size or the optimum value of the number of transistors is estimated with respect to the transistors Q_{T1} , Q_{T2} , Q_{E1} and Q_{E2} in the design stage, and the bias level or I_1 is designed as the fixed source.

[0045] FIG. 13 is a circuit diagram of another embodiment in which the present invention is applied to the single-phase signal input circuit. The transistors Q_{T1} and Q_{T2} comprise the complementary transistor circuit, and the constant current source I_1 comprises the common current source of the differential pair of transistors. The transistor Q_{E1} is the common-emitter transistor and the emitter thereof is grounded. The bases of the transistors Q_{T1} and Q_{E1} are connected to the signal input terminal D_1 via the capacitors C_1 and C_2 , respectively, and the potential of the base of the transistor Q_{T2} is fixed by the constant voltage source V_1 . A single-phase signal is inputted via the terminals D_1 . The collector of the transistors Q_{T1} and Q_{E1} is the common terminal having a load of an inductor L_1 , and connected to the signal output terminal O1 via the capacitor C_{22} .

[0046] The respective bias potentials of the transistors Q_{T1} and Q_{E1} are supplied from the bias level control circuit 201. The bias potential supplied to the transistor Q_{T1} is set to V_{B2} , and the bias potential supplied to the transistor Q_{E1} is set to V_{B3} . The value of V_{B2} is set to be substantially the same as that of the bias potential V_1 of the transistor Q_{T2} . The coefficient A of the equation (1) is determined by the value of the current flowing through a resistor R_{T1} regardless of the value of V_{B2} . On the other hand, the coefficient B of the equation (3) depends on the value of V_{B3} . Therefore, the value of V_{B3} is adjusted so as to be V_{B3} is adjusted so as to be V_{B3} is and the current characteristic causing no third-order intermodulation distortion is therefore obtained from the equation (6).

[0047] As described above, the voltage value V_{B3} is changed by the bias level control circuit 201, and the value is adjusted to be optimum so that the equation (6) is obtained. However, in the alternative method, the optimum value of the emitter size or the optimum value of the number of transistors is estimated with respect to the transistors Q_{T1} , Q_{T2} and Q_{E1} in the design stage, and the bias level is designed as the fixed source.

[0048] FIG. 14 is a circuit diagram of another embodiment showing the concrete circuit configuration of FIG. 3. The transistors Q_{T1} and Q_{T2} comprise the differential transistor circuit, and a transistor Q10 for the current source and a resistor R8 comprise the common current source of the differential pair of transistors. The transistors Q_{E1} and Q_{E2} are

common-emitter transistors, and the respective emitters thereof are grounded via transistors Q_9 and Q_{11} connected via the diode. Moreover, the emitters of the transistors Q_{E1} and Q_{E2} are grounded via capacitors C_5 and C_8 in a high frequency. The bases of the transistors Q_{T1} and Q_{E1} are connected in common to the emitter of an emitter follower transistor Q_3 . The bases of the transistors Q_{T2} and Q_{E2} are similarly connected in common to the emitter of the emitter follower transistor Q_1 . The transistors Q_1 and Q_2 , and resistor Q_1 comprise an emitter follower circuit, and the base of the transistor Q_1 is connected to the signal input terminal D_2 via the capacitor C_2 . Similarly, the transistors Q_3 and Q_4 , and resistor Q_4 comprise the emitter follower circuit, and the base of the transistor Q_3 is connected to the signal input terminal D_1 via the capacitor C_1 . The differential signal is inputted via the terminals D_1 and D_2 . The collectors of the transistors Q_{T2} and Q_{E1} are connected as the common terminal to the signal output terminal I_{out1} . The inductor I_1 capacitor I_2 and I_3 are connected as a load in parallel with one another between the terminal to the signal output terminal I_{out2} . The inductor I_2 capacitor I_3 and I_3 are connected as the common terminal to the signal output terminal I_{out2} . The inductor I_3 capacitor I_3 are connected as the load in parallel with one another between the terminal I_3 with one another between the terminal I_3 and I_3 are connected as the load in parallel with one another between the terminal I_3 and I_3

[0049] The respective bias potentials of the paired transistors Q_{T1} and Q_{E1} , and Q_{E2} are controlled by base potentials of the emitter follower transistors Q_1 and Q_3 , respectively. The base potential is controlled by the current flowing through a current mirror circuit connected to the transistors via resistors R_5 and R_4 . Here, the current mirror circuit comprises the current source R_5 , resistors R_6 , transistors R_6 , R_7 and R_8 , and capacitor R_8 .

[0050] The current flowing through the transistors Q_{T1} and Q_{T2} is controlled by the base potential of the transistor Q10 for the current source, and the base of the transistor is connected to the current mirror circuit configured by a current source I_3 , transistor Q_{12} , resistor R_{10} , and capacitor C_9 . Therefore, the current flowing through the transistors Q_{T1} and Q_{T2} is controlled by the current value of the current source I_3 . The coefficient A of the equation (1) is determined by a control current value of the current source I_3 , and the coefficient B of the equation (3) is determined by the control current value of the current source I_2 . Therefore, the current source I_3 is adjusted in order to obtain a desired output power, and the current source I_2 is adjusted in order to remove the distortion by the output power. Thereby, the condition of I_3 is satisfied during outputting of a desired signal, the distortion term is cancelled from the equation (6), and the current characteristic can be obtained in which the third-order intermodulation distortion is cancelled.

[0051] The method of adjusting the current sources I2 and I3, changing the base bias levels of the transistors Q_{T1} , Q_{E1} , Q_{T2} and Q_{E2} and the current values of the transistors QT1 and QT2 and obtaining the optimum value in the equation (6) has been described above. However, there is another method of estimating the optimum value of the emitter size or the optimum value of the number of transistors with respect to the transistors Q_{T1} , Q_{E1} Q_{T2} and Q_{E2} in the design stage, and using the current sources I_2 and I_3 as the fixed sources.

30

35

45

[0052] FIG. 15 is a block diagram showing the basic configuration of the amplifier circuit according to a third embodiment. In FIG. 15 the signal is inputted via the terminal V_{in}, and outputted via the terminal V_{out}. The amplifier circuit of the third embodiment comprises two amplifiers connected in parallel with each other, and the signal input terminal and signal output terminal are common with the circuits. One of the two amplifiers is the exponential circuit 101 whose signal input/output characteristic (voltage signal input-to-current signal output characteristic) is substantially the exponential characteristic, and the other is the tanh circuit 102 which substantially has the hyperbolic tangent function characteristic.

[0053] The present circuit configuration comprises the bias level control circuit 201 configured to control the bias voltages to be supplied to the two amplifiers, and a signal peak detector 301 that detects a peak value of the signal. At least one of a signal input section and signal output section inputs a signal value to the signal peak detector 301, and a control signal is inputted to the bias level control circuit 201 in accordance with the signal value. Based on result, the bias voltages to be supplied to the two amplifiers are determined. According to the third embodiment, for the bias potential of the amplifier, even when the input signal power changes, an optimum bias potential is automatically supplied, and a satisfactory output signal with a suppressed distortion can be obtained.

[0054] FIG. 16 is a block diagram showing the basic configuration of the amplifier circuit according to a fourth embodiment. In FIG. 16 the signal is inputted via the terminal $V_{\rm in}$, and outputted via the terminal $V_{\rm out}$. The amplifier circuit of the fourth embodiment comprises two amplifiers connected in parallel with each other, in which the signal input terminal and signal output terminal are common with the circuits; and a variable amplifier 402 connected in cascode (tandem) with outputs of two amplifiers. One of the two amplifiers is the exponential circuit 101 whose signal input output characteristic (voltage signal input current signal output characteristic) is basically the exponential characteristic, and the other is the tanh circuit 102 which basically has the hyperbolic tangent function characteristic.

[0055] The present circuit configuration comprises the bias level control circuit 201 configured to control the bias voltages to be supplied to the two amplifiers, and a gain controller 401 configured to control a gain. The control signal is inputted via a control signal input terminal CTRL_{in}, and a gain control signal is inputted to the bias level control circuit 201 and variable amplifier 402 in response to the inputted control signal. As a result, the bias voltage to be supplied to the two amplifiers is determined in accordance with the gain control. According to the fourth embodiment, for the bias potential of the amplifier, even when the output signal power changes, an optimum bias potential is constantly

supplied, and the satisfactory output signal with the suppressed distortion can be obtained.

Claims

Ciallin

5

10

15

20

30

35

40

4...

- 1. An amplifier circuit characterized by comprising:
 - differential amplifier means (102) configured by a differential pair of transistors; common emitter amplifier means (101) connected in parallel to the differential amplifier and configured by a pair of common-emitter configuration transistors;
 - input and output terminal means (Vin, Vout) which are common to the differential amplifier and the common emitter amplifier, an input signal being input to the input terminals and an output signal output from the output terminal: and
 - bias control means (201) for controlling a bias of at least one of the differential amplifier means and the common emitter amplifier means.
- An amplifier circuit according to claim 1, characterized in that the bias control means (201) controls the bias of the common emitter amplifier means (101) to suppress third-order intermodulation distortion of the differential amplifier means (102) with an output current of the common emitter amplifier.
- 3. An amplifier circuit according to claim 1, which includes peak detecting means (301) for detecting a peak value of at least one of the input signal and the output signal.
- An amplifier circuit according to claim 1, which includes a pair of impedance elements (Zd1, Zd2) connected to
 the emitters of at least one of the differential pair of transistors (Q_{T1}, Q_{T2}) and the pair of common-emitter configuration transistors (Q_{E1}, Q_{E2}).
 - An amplifier circuit according to claim 1, which includes a pair of capacitors (C1, C2) connected between the input terminals and bases of the differential pair of transistors (Q_{T1}, Q_{T2}), and a pair of capacitors (C3, C4) connected between the input terminals and bases of the common-emitter configuration transistors (Q_{E1}, Q_{E2}).
 - 6. An amplifier circuit according to claim 5, characterized by further including a pair of cascode-connected transistors each of which is connected between the output terminal and a node of a collector of one of the differential pair of transistors (Q_{T1}, Q_{T2}) and a collector of one of the pair of common-emitter configuration transistors (Q_{E1}, Q_{E2}).
 - 7. An amplifier circuit according to claim 5, characterized in that the bias controller comprises a bias level controller configured to apply a bias to at least one of the base of the differential pair of transistors (Q_{T1}, Q_{T2}) and the base of the pair of common-emitter configuration transistors (Q_{E1}, Q_{E2}), and a current source connected to emitters of the differential pair of transistors.
 - 8. An amplifier circuit according to claim 7, characterized in that the bias level control means (201) applies a fixed bias level to the bases of the differential pair of transistors (Q_{T1}, Q_{F2}) and a controllable bias level to the bases of the pair of common-emitter configuration transistors (Q_{E1}, Q_{E2}).
- 9. An amplifier circuit according to claim 7, characterized in that the bias control means (201) includes a pair of first impedance elements (Zd1, Zd2) connected to emitters of the differential pair of transistors (Q_{T1}, Q_{T2}), a pair of second impedance elements (Zd3, Zd4) connected to emitters of the pair of common-emitter configuration transistors (Q_{T1}, Q_{T2}), and a current source (I1) connected between the first impedance elements and a ground.
- 50 10. An amplifier circuit according to claim 7, characterized in that the bias level control means (201) applies a fixed bias level to the bases of the pair of common-emitter configuration transistors (Q_{E1}, Q_{E2}) and a controllable bias level to the bases of the differential pair of transistors.
- 11. A mixer device comprising an amplifier circuit of claim 7 and an additional differential amplifier (Q1, Q2, Q3, Q4) connected between a node of the differential amplifier means and the common emitter amplifier means and the output terminal.
 - 12. An amplifier circuit according to claim 5, characterized by further including a first inductor (L1) connected to a

first node of one of the differential pair of transistors (Q_{T1} , Q_{T2}) and one of the pair of common-emitter configuration transistors (Q_{E1} , Q_{E2}) as a load common to them, a first capacitor (C21) connected between the first node and the output terminal, a second capacitor (C22) connected to a second node of the other of the differential pair of transistors and the other of the pair of common-emitter configuration transistors as a load common to them, and a second inductor (L2) connected between the second node and the output terminal.

- 13. An amplifier circuit according to claim 1, characterized in that the bias control means (201) includes a pair of first impedance elements (Zd1, Zd2) connected to emitters of the differential pair of transistors (Q_{T1}, Q_{T2}), a pair of second impedance elements (Zd3, Zd4) connected to emitters of the pair of common-emitter configuration transistors (Q_{T1}, Q_{T2}), a variable current source (I1) connected between the first impedance elements and a ground, and a variable voltage source (V11) connected between the second impedance elements and the ground.
- 14. An amplifier circuit according to claim 1, which includes a variable amplifier (402) connected to output terminals of the differential amplifier means (102) and the common-emitter amplifier means (101) and gain control means (401) connected to the variable amplifier and the bias control means.
- 15. An amplifier circuit according to claim 1, which includes a pair of impedance elements connected to the emitters of at least one of the differential pair of transistors (Q_{T1}, Q_{T2}) and the pair of common-base configuration transistors (Q_{E1}, Q_{E2}).
- 16. An amplifier circuit according to claim 1, characterized in that the third-order intermodulation distortion of the differential amplifier means (102) substantially equals to that of the common-emitter amplifier means (101), and the phase of the differential amplifier is substantially reverse to that of the common-emitter amplifier.
- 17. An amplifier circuit comprising:

5

10

15

20

25

30

35

40


50


55


~c:

- differential amplifier means configured by a differential pair of transistors (Q_{T1} , Q_{T2});
- a common-emitter configuration transistor (Q_{E1}) connected to the differential amplifier means;
- an input terminal (D1) and an output terminal (O1) which are common to the differential amplifier means and the common-emitter transistor, an input signal being input to the input terminal and an output signal output from the output terminal; and
 - bias level control means for applying a first bias to the base of one of the differential pair of transistors and a second bias to the base of the common-emitter configuration transistor, the bias level control means including a current source (R_{11}) connected to emitters of the differential pair of transistors.
- 18. An amplifier circuit comprising:
 - first amplifier means (102) whose input-to-output characteristic indicates a hyperbolic tangent function characteristic;
 - second amplifier means (101) whose input-to-output characteristic indicates an exponential characteristic, the second amplifier means being connected in parallel to the first amplifier means;
 - input and output terminals (Vin, Vout) which are common to the differential amplifier means and the common emitter amplifier means; and
- 45 bias control means (201) connected to the first and second amplifier means for controlling a bias of at least one of the first and second amplifier means.
 - 19. An amplifier circuit according to claim 18, characterized in that the first amplifier means is configured by a differential amplifier (102) and the second amplifier means by a common-emitter amplifier (101).


10










w.







44.








**














45,







(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 05.11.2003 Bulletin 2003/45

(51) Int CI.7: H03F 1/32

(11)


- (43) Date of publication A2: 03.04.2002 Bulletin 2002/14
- (21) Application number: 01307805.0
- (22) Date of filing: 13.09.2001
- (84) Designated Contracting States:
 AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR
 Designated Extension States:
 AL LT LV MK RO SI
- (30) Priority: 29.09.2000 JP 2000298278
- (71) Applicant: Kabushiki Kaisha Toshiba Tokyo 105-8001 (JP)

- (72) Inventors:
 - Toshiyuki, Umeda, c/o Intellectual Property Div. Minato-ku, Tokyo 105-8001 (JP)
 - Otaka, Shoji, c/o Intellectual Property Div. Minato-ku, Tokyo 105-8001 (JP)
- (74) Representative: Granleese, Rhian Jane Marks & Clerk, 57-60 Lincoln's Inn Fields London WC2A 3LS (GB)

(54) Amplifier circuit

(57) An amplifier circuit comprises a differential amplifier (102) configured by a differential pair of transistors, a common emitter amplifier (101) connected in parallel to the differential amplifier and configured by a pair of common-emitter configuration transistors, input and

output terminals (Vin, Vout) which are common to the differential amplifier and the common emitter amplifier, and a bias controller (201) connected to the differential amplifier and the common emitter amplifier and configured to control a bias of at least one of the differential amplifier and the common emitter amplifier.





EUROPEAN SEARCH REPORT

Application Number EP 01 30 7805

Category	Citation of document with of relevant pass	indication, where appropriate,		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL7)		
Х	US 4 247 825 A (BE 27 January 1981 (1 * the whole docume	RGER HERMANN) 981-01-27)	1	-19	H03F1/32	(
A	US 4 146 844 A (QU 27 March 1979 (197	INN PATRICK A) 9-03-27)		-			
A	GB 2 287 370 A (GOI INSTR SYS INC (US) 13 September 1995	ULD ELECTRONICS ;GOULD ; GOULD INC (US)) (1995-09-13)					
A	EP 0 324 273 A (TEI 19 July 1989 (1989	CTRONIX INC) -07-19)		·			
	US 5 343 163 A (BII 30 August 1994 (199	RDSALL DWIGHT D ET AL 94-98-30))				
A	GB 2 323 728 A (NIF 30 September 1998 (PPON ELECTRIC CO) (1998-09-30)					
					TECHNICAL FI		
1					SEARCHED HO3F	(int.Cl.7)	
1			- 1	j	11031		
1							
1			ļ	ļ			
i				-			
			ı	1			
ł			- 1	1			
- 1			- 1				
1				ł			
(ł			
				1			
	•		- [}			
			- 1				
- 1			1	}			
			_		-		
•	The present search report has b	een drawn up for all claims	-	- 1			
	Place of search	Date of completion of the search			Examiner .		
1	HE HAGUE	12 September 26	003	Jeps	en, J		
CATI	GORY OF CITED DOCUMENTS	T: theory or princ					
X : perioriarly relevant if taken alone Y : particularly relevant if combined with another document of the same category		€ : earlier patent a	E : earlier patent document, but published on, or after the filing date D : document cited in the application				
		er D: document cite					
A : technological background O . non-written disclosure		*******************************	L : document cited for other reasons				
	men disclosure Idiste document	8 : member of the document	enue b	atent family, o	enibnoqasno		

EPO FORM 1503 03,82 (P04C01)

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 01 30 7805

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

12-09-2003

Patent docume cited in search re		Publication date		Patent family member(s)	Publication date
US 4247825	A	27-01-1981	DE CA FR GB IT JP JP	2810167 A1 1138052 A1 2419611 A1 2016235 A ,B 1111148 B 1373251 C 54124957 A 61036408 B	13-09-1979 21-12-1982 05-10-1979 19-09-1979 13-01-1986 07-04-1987 28-09-1979 18-08-1986
US 4146844	A	27-03-1979	CA DE FR GB JP JP JP NL US	1124803 A1 2846940 A1 2407605 A1 1572079 A 1129576 C 54067745 A 57018366 B 7810690 A ,B, RE31545 E	01-06-1982 10-05-1979 25-05-1979 23-07-1980 24-12-1982 31-05-1979 16-04-1982 02-05-1979 27-03-1984
GB 2287370	Α	13-09-1995	NONE		
EP 0324273	A	19-07-1989	US DE DE EP JP JP	4835488 A 3887869 D1 3887869 T2 0324273 A2 1221905 A 7112132 B	30-05-1989 24-03-1994 29-09-1994 19-07-1989 05-09-1989 29-11-1999
US 5343163	Α	30-08-1994	US EP JP	525 09 11 A 056 69 90 A2 6061748 A	05-10-199 27-10-199 04-03-199
G3 2323728	Α	38-09-1998	JP JP AU CN	3022388 B2 10276049 A 5968598 A 1213215 A	21-(3-200 13-10-199 01-10-199 07-04-199
					· .

3

4.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.